University of Surrey

Test tubes in the lab Research in the ATI Dance Research

The Design of High Speed Digital Differential Analysers.

Warrick, P. K. (1972) The Design of High Speed Digital Differential Analysers. Doctoral thesis, University of Surrey (United Kingdom)..

Available under License Creative Commons Attribution Non-commercial Share Alike.

Download (9MB) | Preview


Differential and Integral equations can he solved by the use of Analog and general purpose digital computers. Solution methods, accuracy and solution times for each type of computer are described, followed by the introduction of the Digital Differential Analyser (DDA) as a special purpose computer for dealing with these equations. The principal unit of a DDA is the digital integrator and one example of achieving digital integration is explained. A full description is then given of the application of DDAs to equation solving together with the use of many integrators and the methods of data transfer between them. Programming and scaling are mentioned and interconnection methods introduced. Various integrating structures are described and the two main methods of organizing groups of integrators to form a DDA. Reasons for the choice of the Y/R integrator, its operating algorithm and the type of data transfer are discussed and this leads to a feasibility study which covers all the system design aspects of the two types of constructed machine. The logic, engineering design and hardware implementation of "Uniwic" and "Padawic" then follows and the resulting tests on these machines shows that their practical performance is superior to that predicted in the feasibility study. Explanations are given for the operational failures which occur at very high clockrates. A survey of interconnection methods is followed by a discussion giving the advantages of an electronic, programmable interconnection system for use with the existing integrators. One particular system is chosen and its logic and engineering design are described. The practical performance of the constructed units is noted and the combined behaviour of integrator/interconnect unit is discussed. Some suggestions for obtaining higher speeds and smaller, economical integrators are made in conclusion.

Item Type: Thesis (Doctoral)
Divisions : Theses
Authors :
Warrick, P. K.
Date : 1972
Contributors :
Additional Information : Thesis (M.Phil.)--University of Surrey (United Kingdom), 1972.
Depositing User : EPrints Services
Date Deposited : 22 Jun 2018 15:17
Last Modified : 06 Nov 2018 16:54

Actions (login required)

View Item View Item


Downloads per month over past year

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800