University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Thermal performance and reliability aspects of silicon hybrid multi-chip modules

Corless, AR (1990) Thermal performance and reliability aspects of silicon hybrid multi-chip modules In: Electronic Components and Technology Conference, 1990-05-20 - 1990-05-23, Las Vegas.

Full text not available from this repository.


Silicon hybrid thermal demonstrators which proved to be useful test vehicles with which to determine the thermal performance of silicon hybrids and their associated packaging have been built. The demonstrators are housed in custom packages having a high conductivity base, expansion-matched to the silicon substrate. Thermal performance has been determined for different methods of chip-to-substrate interconnection, and the reliability of bonds has been determined during power cycling. For wire-bonded chips, a thermal impedance of 1.7 kW-1 from chip surface to package base has been obtained using silver-filled adhesive-film die-attach material. Thermal impedances for area-bonded and peripherally bonded flip chips are 5.1 kW -1 and 7.0 kW-1, respectively. For silicon hybrids, it is power cycling of chips which limits flip-chip reliability rather than ambient temperature cycling. Reducing the thermal impedance between chip and ambient is the most effective route to increasing reliability

Item Type: Conference or Workshop Item (UNSPECIFIED)
Divisions : Surrey research (other units)
Authors :
Date : 23 May 1990
DOI : 10.1109/ECTC.1990.122248
Contributors :
Depositing User : Symplectic Elements
Date Deposited : 17 May 2017 13:38
Last Modified : 23 Jan 2020 18:44

Actions (login required)

View Item View Item


Downloads per month over past year

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800