University of Surrey

Test tubes in the lab Research in the ATI Dance Research

HCache: A Hybrid cache management scheme with Flash and next generation NVRAM

Arumugam, RV, Foh, CH, Shi, H and Khaing, KK (2012) HCache: A Hybrid cache management scheme with Flash and next generation NVRAM 2012 Digest APMRC - Asia-Pacific Magnetic Recording Conference: A Strong Tradition. An Exciting New Look!.

Full text not available from this repository.


We propose a dynamic cache control mechanism HCache for a hybrid storage device consisting of next generation non-volatile memory (NVM) like STT-MRAM/PCRAM and conventional Flash. HCache works by distributing the scarce NVM capacity among multiple applications to meet their QoS requirements. The dynamic adaptation of the cache size is based on the access pattern and cache demands of the application. This is tracked through a hit rate histogram to a simple chain of virtual LRU queue. We show that our method can achieve 14% - 46% improvement in latency compared to popular control mechanisms available in the literature. It can also lead to reduced number of QoS violations compared particularly to a PID control mechanism commonly used in many of the recent and some earlier works. © 2012 DSI.

Item Type: Article
Divisions : Surrey research (other units)
Authors :
Arumugam, RV
Shi, H
Khaing, KK
Date : 1 December 2012
Depositing User : Symplectic Elements
Date Deposited : 17 May 2017 12:42
Last Modified : 24 Jan 2020 22:41

Actions (login required)

View Item View Item


Downloads per month over past year

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800