University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation

Kunz, V. Dominik, Uchino, Takashi, De Groot, C. H. (Kees), Ashburn, Peter, Donaghy, David C., Hall, Steven, Wang, Yun and Hemment, P. L. F. (2003) Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation IEEE Transactions on Electron Devices. pp. 1487-1493.


Download (807kB)


Application of double gate or surround-gate vertical metal oxide semiconductor field effect transistors (MOSFETs) is hindered by the parasitic overlap capacitance associated with their layout, which is considerably larger than for a lateral MOSFET on the same technology node. A simple self-aligned process has been developed to reduce the parasitic overlap capacitance in vertical MOSFETs using nitride spacers on the sidewalls of the trench or pillar and a local oxidation. This will result in an oxide layer on all exposed planar surfaces, but no oxide layer on the protected vertical channel area of the pillar. The encroachment of the oxide on the side of the pillar is studied by transmission electron microscopy (TEM) which is used to calibrate the nitride viscosity in the process simulations. Surround gate vertical transistors incorporating the spacer oxidation have been fabricated, and these transistors show the integrity of the process and excellent subthreshold slope and drive current. The reduction in intrinsic capacitance is calculated to be a factor of three. Pillar capacitors with a more advanced process have been fabricated and the total measured capacitance is reduced by a factor of five compared with structures without the spacer oxidation. Device simulations confirm the measured reduction in capacitance.

Item Type: Article
Divisions : Faculty of Engineering and Physical Sciences > Electronic Engineering > Advanced Technology Institute > Ion Beam Centre
Authors :
Kunz, V. Dominik
Uchino, Takashi
De Groot, C. H. (Kees)
Ashburn, Peter
Donaghy, David C.
Hall, Steven
Wang, Yun
Hemment, P. L. F.
Date : 1 June 2003
Additional Information : Kunz, V.D., Uchino, T., de Groot, C.H., Ashburn, P., Donaghy, D.C., Hall, S., Wang, Y., & Hemment, P.L.F. (2003). Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation. IEEE Transactions on Electron Devices, 50, 1487 - 1493. © 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Depositing User : Mr Adam Field
Date Deposited : 27 May 2010 14:39
Last Modified : 31 Oct 2017 14:01

Actions (login required)

View Item View Item


Downloads per month over past year

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800