University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Browse by Publication

Up a level
Export as [feed] RSS 1.0 [feed] RSS 2.0
Number of items: 5.

Sporea, RA, Shannon, JM, Silva, SRP, Trainor, MJ, Young, ND and Guo, X (2011) Performance trade-offs in polysilicon source-gated transistors Solid-State Electronics, 65-66 (1). pp. 246-249.

Sporea, RA, Trainor, MJ, Young, ND, Guo, X, Shannon, JM and Silva, SRP (2011) Performance trade-offs in polysilicon source-gated transistors Solid-State Electronics, 65-66 (1). pp. 246-249.

Sporea, RA, Trainor, MJ, Young, ND, Guo, X, Shannon, JM and Silva, SRP (2011) Performance trade-offs in polysilicon source-gated transistors Solid-State Electronics, 65-66 (1). pp. 246-249.

Michelakis, K, Toumazou, C, Despotopoulos, S, Papavassiliou, C, Vilches, A and Fobelets, K (2005) SiGe HMOSFET monolithic inverting current mirror Solid-State Electronics, 49 (4). pp. 591-594.

Vilches, A, Fobelets, K, Michelakis, K, Haigh, D, Papavassiliou, C, Hackbath, T and Konig, U (2004) Buried-channel SiGe HMODFET device potential for micropower applications Solid-State Electronics, 48 (8). pp. 1423-1431.

This list was generated on Sat Apr 29 19:29:38 2017 UTC.

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800