University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Items where Author is "Waite, A"

Up a level
Export as [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Jump to: Article | Patent
Number of items: 3.

Article

Waite, A. M., Lloyd, N. S., Ashburn, P., Evans, A. G. R., Ernst, T., Achard, H., Deleonibus, S., Wang, Y. and Hemment, Peter L. F. (2003) Raised source/drain (RSD) for 50nm MOSFETs - effect of epitaxy layer thickness on short channel effects 33rd Conference on European Solid-State Device Research, 2003. pp. 223-226.

Patent

Waite, et al. (2015) Method of doping a polycrystalline transistor channel for vertical NAND devices 9,018,064.

England, et al. (2014) Method of implanting high aspect ratio features 8,846,508.

This list was generated on Sat Nov 18 23:29:37 2017 UTC.

Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800