University of Surrey

Test tubes in the lab Research in the ATI Dance Research

The development of an indium gallium arsenide junction field effect transistor for use in optical receivers.

Wake, D. (1987) The development of an indium gallium arsenide junction field effect transistor for use in optical receivers. Doctoral thesis, University of Surrey (United Kingdom)..

[img]
Preview
Text
10131289.pdf
Available under License Creative Commons Attribution Non-commercial Share Alike.

Download (27MB) | Preview

Abstract

The objective of this work was to design and develop a high performance field effect transistor to be suitable for monolithic integration with a photodetector for use in long wavelength optical communication systems. It was decided that the most promising type of device for this application was a junction field effect transistor (JFET), fabricated using the alloy In.53Ga.47As grown epitaxially onto an InP substrate. The requirements for such a device were that it should have high transconductance, low input capacitance, and low gate leakage current (for high receiver sensitivity), and that it should have a structure which would be easily integrated monolithically with the desired type of photodetector - an In.53Ga.47As PIN-photodiode. Although this alloy semiconductor has favourable electron transport properties, at the start of this work, high performance field effect transistors had not been realised in this material. In particular, the In.53Ga.47AS FETs that had been made at that time were characterised by low transconductance. Using a device design that incorporated many novel and efficacious features, the JFET described in this work gave results which greatly surpassed all previous (and current) published results of similar devices. This device not only showed high performance, but the novel design features also enabled a simple fabrication scheme. Having developed this very high performance discrete device, the feasibility of monolithic integration with a In.53Ga.47As PIN-photodiode was demonstrated. Although the physical size and material requirements of these two devices were very different, novel design features enabled the construction of a monolithic PIN-FET combination, in which the performance of the JFET was not compromised.

Item Type: Thesis (Doctoral)
Divisions : Theses
Authors :
NameEmailORCID
Wake, D.
Date : 1987
Contributors :
ContributionNameEmailORCID
http://www.loc.gov/loc.terms/relators/THS
Depositing User : EPrints Services
Date Deposited : 09 Nov 2017 12:14
Last Modified : 15 Mar 2018 20:23
URI: http://epubs.surrey.ac.uk/id/eprint/843424

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year


Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800