University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Tolerating memory latency through lightweight multithreading.

Gale, Andrew. (2002) Tolerating memory latency through lightweight multithreading. Doctoral thesis, University of Surrey (United Kingdom)..

[img]
Preview
Text
10130516.pdf
Available under License Creative Commons Attribution Non-commercial Share Alike.

Download (18MB) | Preview

Abstract

As processor clock frequencies continue to improve at a rate that exceeds the rate of improvement in the performance of semiconductor memories, so the effect of memory latency on processor efficiency increases. Unless steps are taken to mitigate the effect of memory latency, the increased processor frequency is of little benefit. This work demonstrates how multithreading can reduce the effect of memory latency on processor performance and how just a few threads are required to achieve close to optimal performance. A lightweight multithreaded architecture is discussed and simulated to show how threads derived from an application's instruction-level parallelism may be used to tolerate memory latency.

Item Type: Thesis (Doctoral)
Divisions : Theses
Authors :
NameEmailORCID
Gale, Andrew.
Date : 2002
Contributors :
ContributionNameEmailORCID
http://www.loc.gov/loc.terms/relators/THS
Depositing User : EPrints Services
Date Deposited : 09 Nov 2017 12:12
Last Modified : 16 Mar 2018 16:22
URI: http://epubs.surrey.ac.uk/id/eprint/842940

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year


Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800