University of Surrey

Test tubes in the lab Research in the ATI Dance Research

An FPGA system for the high speed extraction, normalization and classification of moment descriptors

Paschalakis, S, Lee, P and Bober, M (2003) An FPGA system for the high speed extraction, normalization and classification of moment descriptors FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2778. pp. 543-552.

Full text not available from this repository.
Item Type: Article
Authors :
NameEmailORCID
Paschalakis, SUNSPECIFIEDUNSPECIFIED
Lee, PUNSPECIFIEDUNSPECIFIED
Bober, Mm.bober@surrey.ac.ukUNSPECIFIED
Date : 1 January 2003
Contributors :
ContributionNameEmailORCID
UNSPECIFIEDCheung, PYKUNSPECIFIEDUNSPECIFIED
UNSPECIFIEDConstantinides, GAUNSPECIFIEDUNSPECIFIED
UNSPECIFIEDDeSousa, JTUNSPECIFIEDUNSPECIFIED
Uncontrolled Keywords : Science & Technology, Technology, Computer Science, Theory & Methods, Computer Science
Related URLs :
Depositing User : Symplectic Elements
Date Deposited : 17 May 2017 12:12
Last Modified : 17 May 2017 15:02
URI: http://epubs.surrey.ac.uk/id/eprint/834399

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year


Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800