University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Towards real-time neuronal connectivity assessment: A scalable pipelined parallel generalized partial directed coherence engine

Georgis, G, Menoutis, G, Reisis, D, Tsakalis, K and Shafique, AB (2015) Towards real-time neuronal connectivity assessment: A scalable pipelined parallel generalized partial directed coherence engine In: 22nd IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2015-12-06 - 2015-12-09, Cairo, Egypt.

[img]
Preview
Text (licence)
SRI_deposit_agreement.pdf
Available under License : See the attached licence file.

Download (33kB) | Preview

Abstract

The current paper introduces a real-time architecture for the computation of the Generalized Partial Directed Coherence (GPDC) of multiple signals. The motivating application is the localization and control of epileptic seizures where hitherto published results shown the effectiveness of exploiting Generalized Partial Directed Coherence to quantify and analyse connectivity and interaction of brain structures. To speed up GPDC computations we develop first, a parallelizing strategy leading to the high performance scalable architecture and second, a low-complexity fixed-point reciprocal square root module. We show that a real-time computation is feasible at a speed of 0.027ms for 16 channels and 1.637ms for 128 channels. Furthermore, the implementation results on Xilinx 7A35T, KC705, VC707, KU115 show that the power requirements are quite modest and allow for the embedded application of the engine.

Item Type: Conference or Workshop Item (Conference Paper)
Subjects : Electronic Engineering
Divisions : Faculty of Engineering and Physical Sciences > Electronic Engineering
Authors :
NameEmailORCID
Georgis, GUNSPECIFIEDUNSPECIFIED
Menoutis, GUNSPECIFIEDUNSPECIFIED
Reisis, DUNSPECIFIEDUNSPECIFIED
Tsakalis, KUNSPECIFIEDUNSPECIFIED
Shafique, ABUNSPECIFIEDUNSPECIFIED
Date : December 2015
Identification Number : 10.1109/ICECS.2015.7440237
Copyright Disclaimer : © 2015 IEEE
Uncontrolled Keywords : Engines, Field programmable gate arrays, Covariance matrices, Computer architecture, Brain modeling, Parallel processing, Real-time systems
Depositing User : Symplectic Elements
Date Deposited : 31 Oct 2016 11:46
Last Modified : 31 Oct 2017 18:52
URI: http://epubs.surrey.ac.uk/id/eprint/812685

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year


Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800