University of Surrey

Test tubes in the lab Research in the ATI Dance Research

Acceleration Techniques and Evaluation on Multicore CPU, GPU and FPGA for Image Processing and Super-Resolution

Georgis, G, Lentaris, G and Reisis, D (2016) Acceleration Techniques and Evaluation on Multicore CPU, GPU and FPGA for Image Processing and Super-Resolution Journal of Real-Time Image Processing.

[img] Text
acceltechniques_revised.pdf - Accepted version Manuscript
Restricted to Repository staff only until 21 July 2017.
Available under License : See the attached licence file.

Download (985kB)
[img]
Preview
Text (licence)
SRI_deposit_agreement.pdf
Available under License : See the attached licence file.

Download (33kB) | Preview

Abstract

Super-Resolution (SR) techniques constitute a key element in image applications, which need high- resolution reconstruction while in the worst case only a single low-resolution observation is available. SR techniques involve computationally demanding processes and thus researchers are currently focusing on SR performance acceleration. Aiming at improving the SR performance, the current paper builds up on the characteristics of the L-SEABI Super-Resolution (SR) method to introduce parallelization techniques for GPUs and FPGAs. The proposed techniques accelerate GPU reconstruction of Ultra-High Definition content, by achieving three (3x) times faster than the real-time performance on mid-range and previous generation devices and at least nine times (9x) faster than the real-time performance on high-end GPUs. The FPGA design leads to a scalable architecture performing four (4x) times faster than the real-time on low-end Xilinx Virtex 5 devices and sixty-nine times (69x) faster than the real-time on the Virtex 2000t. Moreover, we confirm the benefits of the proposed acceleration techniques by employing them on a different category of image-processing algorithms: on window-based Disparity functions, for which the proposed GPU technique shows an improvement over the CPU performance ranging from 14 times (14x) to 64 times (64x) while the proposed FPGA architecture provides 29x acceleration.

Item Type: Article
Subjects : Electronic Engineering
Divisions : Faculty of Engineering and Physical Sciences > Electronic Engineering
Authors :
AuthorsEmailORCID
Georgis, GUNSPECIFIEDUNSPECIFIED
Lentaris, GUNSPECIFIEDUNSPECIFIED
Reisis, DUNSPECIFIEDUNSPECIFIED
Date : 21 July 2016
Identification Number : 10.1007/s11554-016-0619-6
Copyright Disclaimer : The final publication is available at Springer via http://dx.doi.org/10.1007/s11554-016-0619-6
Related URLs :
Depositing User : Symplectic Elements
Date Deposited : 13 Jul 2016 08:13
Last Modified : 27 Sep 2016 11:23
URI: http://epubs.surrey.ac.uk/id/eprint/811192

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year


Information about this web site

© The University of Surrey, Guildford, Surrey, GU2 7XH, United Kingdom.
+44 (0)1483 300800