Performance trade-offs in polysilicon source-gated transistors

Sporea, RA, Shannon, JM, Silva, SRP, Trainor, MJ and Young, ND (2010) Performance trade-offs in polysilicon source-gated transistors Proceedings of the European Solid State Device Research Conference, ESSDERC 2010. 222 - 225.

	PDF (deleted) SSE ESSDERC 4086 2010 Sporea corrected Symplectic.pdf Restricted to Repository staff only Available under License : See the attached licence file. Download (1547Kb)
Preview	PDF 4086 Sporea ESSDERC2010.pdf Available under License : See the attached licence file. Download (946Kb)
	Plain Text (licence) licence.txt Download (1516b)

Abstract

Self-aligned Schottky-source source-gated transistors (SGTs) have been made in polysilicon. The structures enable a direct comparison to be made between a SGT and a standard thin-film field-effect transistor (FET) on the same device. SGTs having excellent characteristics have been fabricated, with intrinsic gains approaching 10,000. The effects of bulk doping in the polysilicon and of the source barrier modification implant are considered in the context of the electrical output characteristics. It is shown that the choice of source length is a tradeoff between device speed and variations in current output due to variability during fabrication.

Item Type:	Article
Additional Information:	Copyright 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Divisions:	Faculty of Engineering and Physical Sciences > Electronic Engineering > Advanced Technology Institute > Nano-Electronics Centre
Depositing User:	Symplectic Elements
Date Deposited:	06 Feb 2012 10:30
Last Modified:	23 Sep 2013 18:52
URI:	http://epubs.surrey.ac.uk/id/eprint/7848

Actions (login required)

View Item

Downloads