Performance trade-offs in polysilicon source-gated transistors
Tools
Tools
Tools
Sporea, RA, Trainor, MJ, Young, ND, Guo, X, Shannon, JM and Silva, SRP (2011) Performance trade-offs in polysilicon source-gated transistors Solid-State Electronics, 65-66 (1). 246 - 249. ISSN 0038-1101
![[img]](/style/images/fileicons/application_pdf.png)
| PDF - Accepted Version Available under License : See the attached licence file. 1547Kb | |
![[img]](/style/images/fileicons/text_plain.png) | Plain Text (licence) 1516b |
Official URL: http://dx.doi.org/10.1016/j.sse.2011.06.010
| Item Type: | Article |
|---|---|
| Additional Information: | NOTICE: this is the author’s version of a work that was accepted for publication in Solid-State Electronics. Changes resulting from the publishing process, such as peer review, editing, corrections, structural formatting, and other quality control mechanisms may not be reflected in this document. Changes may have been made to this work since it was submitted for publication. A definitive version was subsequently published in Solid-State Electronics, 65-66(1), December 2011, DOI 10.1016/j.sse.2011.06.010. |
| Divisions: | Faculty of Engineering and Physical Sciences > Electronic Engineering > Advanced Technology Institute > Nano-Electronics Centre |
| ID Code: | 7843 |
| Deposited By: | Symplectic Elements |
| Deposited On: | 01 Feb 2012 15:41 |
| Last Modified: | 24 Jan 2013 09:17 |
Document Downloads
Repository Staff Only: item control page