Stability of Top- and Bottom-Gate Amorphous Polymer Field-Effect Transistors

S. Georgakopoulos*, D. Sparrowe**, F. Meyer**, M. Shkunov*
*Nano-Electronics Centre, Advanced Technology Institute, University of Surrey, Guildford GU2 7XH, UK
**Merck Chemicals Ltd., Chilworth Technical Centre, University Parkway, Southampton SO16 7QD, UK

Performance and stability between the top- and bottom-gate field-effect transistor configurations are investigated in dual-gate transistor structures consisting of the same insulator and gate materials. The transistors behave similarly for both gate modes with ON/OFF ratio in excess of $10^5$, subthreshold swing of 0.5-1V/decade, and mobility of 0.03-0.04 cm$^2$/Vs, retained over several months, with fabrication, storage, and characterization, performed in ambient conditions.

Polymer field-effect transistors (PFETs) are promising candidates for the fabrication of low-cost electronic circuits and pixel drivers, due to the potential of depositing all device elements from solution, into layered thin-film structures and onto flexible substrates. The position of the gate and co-planar source/drain electrodes with respect to the active layer (above or below), define one of four different geometries. Studies on source/drain electrode position (bottom-contact, top contact) have revealed differences in terms of contact resistance, subthreshold swing, mobility and stability.

Dual-gate (DG) PFETs, consisting of both a top-gate (TG) and a bottom-gate (BG) in the same device structure, have been studied in recent years, as the configuration offers increased control of certain device parameters such as the turn-on voltage. However, the differences in PFET performance and stability between TG and BG have not been examined extensively. Also, reported DG work is mainly based on asymmetric insulator-gate structures, where passivated Si/SiO$_2$ is a convenient choice for the bottom gate/insulator, whereas polymer insulator/metal is typically used for the top gate/insulator.

In the present work we have developed symmetric DG structures (Fig. 1a) with thermally evaporated Au TG/BG (40 nm thick) and spin-cast Cytop$^\text{TM}$ (Asahi Glass) top-/bottom-insulator (900 / 850 nm thick respectively). Au source and drain electrodes (40 nm thick) were produced by thermal evaporation, photolithography, and iodine-based (I:KI:H$_2$O) etching, to form interdigitated finger structures with channel length $L = 10\ \mu$m and width $W = 1\ \text{cm}$. The performance and stability between TG- and BG-PFETs is compared over a period of 143 days in air by examining variations across 3 transistors which are operated exclusively in single gate bias, whilst the second gate is left to float.

The fluoropolymer Cytop$^\text{TM}$ exhibits good properties for a PFET insulator, including low dielectric permittivity ($\varepsilon_r = 2.1-2.2$) and thus minimal energetic disorder at the semiconductor-insulator interface, and hydrophobic surface, safeguarding against moisture-related instabilities (mobility degradation and turn-on voltage shifts, and hysteresis). However, the hydrophobic surface poses a problem for further deposition from solution. The issue can be overcome if the surface tension is first modified by exposure to plasma species. In the present work the surface was exposed to 50W oxygen plasma for 30 s, resulting in no observable roughness increase (0.5 – 2 µm area scale), as examined by tapping-mode AFM. The treatment allowed for spin-coating of a 150 nm thick active layer of poly(tetraoctylindenofluorine-alt-triarylamine) (PIF8-TA1, Fig. 1b).

The trade-off for this surface treatment is a positive shift of the turn-on voltage for BG ($V_{ON} = 4\ \text{V}$) (Fig. 2), which is undesirable as the PFET is ON under zero gate bias. TG exhibits slightly negative turn-on voltage ($V_{ON} = -2\ \text{V}$) arising from the fluorine terminated Cytop$^\text{TM}$ fluoropolymer surface. The turn-on voltage for both gate modes remains stable over the period of characterization. The turn-on voltage stability of this insulator/semiconductor combination for extensive biasing periods has been examined elsewhere and found to be insignificant.

Semiconductor PIF8-TA1 was prepared by Suzuki polymerization from dibromomindenofluorine and diboronate ester triarylamine monomers and dissolved in toluene (10 mg / ml). The class of indenofluorine-triarylamine co-polymers exhibit amorphous morphology, allowing a more direct comparison between the top and bottom semiconductor-insulator interfaces, without concern for structure variations. PFETs utilizing this material have been shown to exhibit consistent and reproducible charge carrier mobilities across a range of deposition techniques. Additionally, this class of polymers has exhibited good stability, suggested to originate from the high ionization potential (IP) (5.4 - 5.5 eV by photoelectron spectroscopy in air).

In the present work, the HOMO level for PIF8-TA1 was found to lay at 5.45 ± 0.1 eV by cyclic voltammetry on a Princeton Applied Research VersaSTAT 4. To match the HOMO level with the Au Fermi level and eliminate injection barriers, source/drain electrodes were treated with pentafluorobenzenethiol in ethanol (0.5 mMol, 10 minute immersion), resulting in an effective workfunction increase of up to 1.1 eV as compared to untreated Au surface. Measurements were taken with a McAllister Kelvin Probe KP6500 in air.

PFETs were fabricated, stored, and characterized in ambient conditions. Transistor measurements were taken with a Keithley 4200-SCS semiconductor parameter analyzer. For output scans the drain bias was swept in 0.5 V steps and no injection non-linearities or voltage drops were observed throughout the characterization period. For transfer scans the gate bias was swept from 10 to -30 V in 0.5 V steps, and drain bias stepped from -2 V (linear regime) to -30 V (saturation regime). Turn-on voltages were extracted from linear regime semi-logarithmic transfer scans at $I_D = 1\ \text{pA}$. Turn-on
voltages for the saturation regime were observed to be positive shifted by 0.5 V as compared to linear regime. Forward and reverse transfer scans showed no measurable hysteresis for either gate mode throughout the characterization period.

Fig. 3 shows the typical linear-regime transfer scans of one of the devices operated either in TG or BG mode. Each plot contains 11 scans taken over 143 days. For TG, no degradation trend can be observed and the subthreshold swing is 0.5 V / decade. For BG, the subthreshold swing is closer to 1 V / decade and the slope of the curve somewhat degrades over time (Fig. 3 inset). The subthreshold swing is linked to the trap density at the interface and oxygen-induced acceptor-states have been shown to increase its value in pentacene FETs. The subthreshold swing has also been found to be affected by the channel geometry, thus it could be inherently different for the TG and BG configurations.

Field-effect mobilities were extracted with standard MOSFET equations (1) and (2) for linear and saturation regime respectively from transfer scans. Saturation mobilities are peak values of curved profiles. Linear regime mobilities were extracted in the $V_G = 20 – 30$ V range.

$$\mu_{\text{LIN}} = \frac{dI_D}{dV_G} \frac{L}{WC W_L}$$  \hspace{1cm} (1)

$$\mu_{\text{SAT}} = \left( \frac{dV_G}{dI_D} \right)^2 \frac{L}{C W}$$  \hspace{1cm} (2)

The capacitance per unit area ($C_i$) was calculated from the measured insulator thickness (Tencor Alpha-step, scratch and measure trench depth). A small deviation from actual values is likely present, and in combination with access resistance for TG, could have resulted in slightly different effective mobilities for TG and BG.

The saturation-regime mobility for TG well stabilizes at 0.03 cm²/Vs after 1-2 months, while for BG lays into the range of 0.03-0.04 cm²/Vs (Fig. 4b). The obtained values are in close agreement with reported values of $0.026 \pm 0.009$ cm²/Vs and $0.043$ cm²/Vs of semiconductors of similar structure. The degradation rate is not significant and appears similar for both TG and BG. In the linear regime (Fig. 4a) we observe a noticeably higher mobility degradation rate for BG, at least initially. The degradation in the linear regime for BG (linear mobility and slope of transfer curve) but not in the saturation regime suggests instability at the source/drain-semiconductor contact.

In summary, similar performance is observed for both gate modes with the exception for BG of a positive turn-on voltage shift, caused by the oxygen plasma treatment, and a contact degradation issue, the origin of which cannot be ascertained from the available data. The PFETs presented here exhibit highly stable performance in air, as opposed to thiophene-based semiconductors and even passivated pentacene FETs.

---

Figures:

Fig. 1. a) Layer structure of DG PFET, b) poly(tetraoctylylindenofluorine-alt-triarylamine) (PIF8-TA1) amorphous \( \pi \)-conjugated co-polymer structure.

Fig. 2. Progression of turn-on voltage of 3 DG PFETs represented by down-/left-/right-facing triangles, for BG (fill) and TG (no fill), over 143 days. Up/down/left-facing triangles represent different devices.
Fig. 3. Forward transfer scans of DG PFET in linear regime ($V_{in\,lin} \approx -2\,V$) for a) TG and b) BG. Scans taken at different points in time, ranging from 1 to 143 days after fabrication. There is no clear trend over time for TG. BG inset shows slope degradation over time.
Fig. 4. Progression of a) linear ($V_D = -2\, \text{V}$) and b) saturation ($V_D = -30\, \text{V}$) mobilities over 143 days, for BG (fill) and TG (no fill). Up/down/left-facing triangles represent different devices.